JPS6329301Y2 - - Google Patents
Info
- Publication number
- JPS6329301Y2 JPS6329301Y2 JP1981095338U JP9533881U JPS6329301Y2 JP S6329301 Y2 JPS6329301 Y2 JP S6329301Y2 JP 1981095338 U JP1981095338 U JP 1981095338U JP 9533881 U JP9533881 U JP 9533881U JP S6329301 Y2 JPS6329301 Y2 JP S6329301Y2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- counter
- output
- generated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Hardware Redundancy (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9533881U JPS58529U (ja) | 1981-06-26 | 1981-06-26 | フエイルセイフ形レイトマルチプライヤ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9533881U JPS58529U (ja) | 1981-06-26 | 1981-06-26 | フエイルセイフ形レイトマルチプライヤ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58529U JPS58529U (ja) | 1983-01-05 |
JPS6329301Y2 true JPS6329301Y2 (en]) | 1988-08-08 |
Family
ID=29890247
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9533881U Granted JPS58529U (ja) | 1981-06-26 | 1981-06-26 | フエイルセイフ形レイトマルチプライヤ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58529U (en]) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4732592U (en]) * | 1971-04-30 | 1972-12-12 |
-
1981
- 1981-06-26 JP JP9533881U patent/JPS58529U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58529U (ja) | 1983-01-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2039180A (en) | Digital phase detector | |
JPS6329301Y2 (en]) | ||
US4741005A (en) | Counter circuit having flip-flops for synchronizing carry signals between stages | |
JPH035946Y2 (en]) | ||
JP2556918Y2 (ja) | Ic試験装置の波形制御回路 | |
JPS61140221A (ja) | タイミング発生回路 | |
JPH0129091B2 (en]) | ||
JPH0282812A (ja) | クロック切換方式 | |
SU1594545A1 (ru) | Резервированное процессорное устройство | |
JPH0137886B2 (en]) | ||
JPS62281513A (ja) | 遅延回路 | |
JPH0219650B2 (en]) | ||
JPS61177513A (ja) | モ−タ制御の誤差カウンタ回路 | |
SU1103374A2 (ru) | Резервированный формирователь тактовых импульсов | |
JPH0445296Y2 (en]) | ||
JP2648003B2 (ja) | タイマカウンタ | |
JPH04305719A (ja) | クロック信号切換え回路 | |
JPH02280263A (ja) | マイクロプロセッサ | |
JPH01232441A (ja) | パリティ計数回路 | |
JPS62192815A (ja) | クロツク切替回路 | |
JPH0256853B2 (en]) | ||
JPS6359017A (ja) | パルス発生回路 | |
JPS58117020A (ja) | 制御信号の衝突防止回路 | |
JPH0143489B2 (en]) | ||
JPH01112819A (ja) | クロック生成回路の動作補償方式 |